( en | de | ru )

 

Disambiguation of "Xue, Chun Jason"

Author of the publication

copydeleteadd this publication to your clipboard
Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor.

, , , , , and . DAC, page 184:1-184:6. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xue Xue Zhang

Ian Jason

Cheng Xue

Jia Xue

Min Xue

 

Other publications of authors with the same name

Flexible and Efficient Memory Swapping Across Mobile Devices With LegoSwap., , , , , and . IEEE Trans. Parallel Distributed Syst., 35 (1): 140-153 (January 2024)Online OLED dynamic voltage scaling for video streaming applications on mobile devices., , , and . SIGBED Rev., 10 (2): 18 (2013)Boosting read-ahead efficiency for improved user experience on mobile devices., , , , , and . SIGBED Rev., 16 (3): 75-80 (2019)Real-Time Data Retrieval With Multiple Availability Intervals in CPS Under Freshness Constraints., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (11): 2743-2754 (2018)Tail Latency Optimization for LDPC-Based High-Density and Low-Cost Flash Memory Devices., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (3): 544-557 (2022)Pipette: Efficient Fine-Grained Reads for SSDs., , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (12): 4721-4734 (December 2023)Balanced loop retiming to effectively architect STT-RAM-based hybrid cache for VLIW processors., , , , , , and . SAC, page 1710-1716. ACM, (2016)Introduction to the Special Issue on NVM and Storage., and . ACM Trans. Storage, 14 (1): 2:1-2:2 (2018)Optimizing Address Assignment and Scheduling for DSPs With Multiple Functional Units., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (9): 976-980 (2006)Iterational retiming with partitioning: Loop scheduling with complete memory latency hiding., , , and . ACM Trans. Embed. Comput. Syst., 9 (3): 22:1-22:26 (2010)