Author of the publication

Communication-Aware Module Placement for Power Reduction in Large FPGA Designs.

, , , and . ISVLSI, page 209-214. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Srikanthan, Thambipillai
add a person with the name Srikanthan, Thambipillai
 

Other publications of authors with the same name

A Hardware Efficient Technique for Rapid Lumen Segmentation from Endoscopic Images., , and . JCIS, page 716-719. JCIS / Association for Intelligent Machinery, Inc., (2002)Extended Compatibility Path Based Hardware binding: an Adaptive Algorithm for High Level synthesis of Area-Time Efficient Designs., , and . Journal of Circuits, Systems, and Computers, (2014)Partial rerouting algorithm for reconfigurable VLSI arrays., and . ISCAS (5), page 641-644. IEEE, (2003)Online Map-Matching of Noisy and Sparse Location Data With Hidden Markov and Route Choice Models., and . IEEE Trans. Intell. Transp. Syst., 18 (9): 2423-2434 (2017)Nonparametric Technique Based High-Speed Road Surface Detection., , and . IEEE Trans. Intell. Transp. Syst., 16 (2): 874-884 (2015)A MSB-biased self-organizing feature map for still color image compression., , and . APCCAS (2), page 85-88. IEEE, (2002)Algorithmic aspects of graph reduction for hardware/software partitioning., , , , and . J. Supercomput., 71 (6): 2251-2274 (2015)Segmenting endoscopic images using adaptive progressive thresholding: a hardware perspective., and . J. Syst. Archit., 47 (9): 759-761 (2002)Area-delay efficient architecture for MP algorithm using reconfigurable inner-product circuits., , and . ISCAS, page 2628-2631. IEEE, (2014)Instruction set customization for area-constrained FPGA designs., , , and . SoCC, page 329-334. IEEE, (2011)