( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Non-Gaussian Statistical Timing models of die-to-die and within-die parameter variations for full chip analysis.

, , и . ASP-DAC, стр. 292-297. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Rie Shibuya

Toshiyuki Ichiba

Toshiyuki Ishikawa

Shigeaki Shibuya

Katsuhisa Shibuya

 

Другие публикации лиц с тем же именем

PDL: A New Physical Synthesis Methodology., , , , и . ISQED, стр. 348-354. IEEE Computer Society, (2003)A 4-channel 10.3Gb/s transceiver with adaptive phase equalizer for 4-to-41dB loss PCB channel., , , , , , , , , и . ISSCC, стр. 346-348. IEEE, (2011)"Condition-based" dummy fill insertion method based on ECP and CMP predictive models., , , , , , , , и . ISQED, стр. 198-205. IEEE, (2010)Large scale circuit partitioning with loose/stable net removal and signal flow based clustering., , , , и . ICCAD, стр. 441-446. IEEE Computer Society / ACM, (1997)Conference Reports: Recap of the 24th Asia and South Pacific Design Automation Conference.. IEEE Des. Test, 36 (4): 57-58 (2019)A New Strategy for Simultaneous Escape Based on Boundary Routing., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (2): 205-214 (2011)Panel I: who is responsible for the design for manufacturability issues in the era of nano-technologies?, , , , , , , , , и . ASP-DAC, ACM Press, (2005)Non-Gaussian Statistical Timing models of die-to-die and within-die parameter variations for full chip analysis., , и . ASP-DAC, стр. 292-297. IEEE, (2008)Foreword.. IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 102-A (12): 1701 (2019)B-escape: a simultaneous escape routing algorithm based on boundary routing., , , , и . ISPD, стр. 19-25. ACM, (2010)