( en | de | ru )

 

Disambiguation of "Miryala, Sandeep"

Author of the publication

copydeleteadd this publication to your clipboard
Exploiting the Expressive Power of Graphene Reconfigurable Gates via Post-Synthesis Optimization.

, , , , , , , and . ACM Great Lakes Symposium on VLSI, page 39-44. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sandeep Sadanandan

Sandeep Kumar

Sandeep Nambiar

Sandeep Ameta

Sandeep Pal

 

Other publications of authors with the same name

Exploration of different implementation styles for graphene-based reconfigurable gates., , , and . ICICDT, page 21-24. IEEE, (2013)Delay model for reconfigurable logic gates based on graphene PN-junctions., , , and . ACM Great Lakes Symposium on VLSI, page 227-232. ACM, (2013)Modeling of Physical Defects in PN Junction Based Graphene Devices., , , , , and . J. Electron. Test., 30 (3): 357-370 (2014)An efficient method for ECSM characterization of CMOS inverter in nanometer range technologies., , , and . ISQED, page 665-669. IEEE, (2013)A 2.56-GS/s 12-bit 8x-Interleaved ADC With 156.6-dB FoMS in 65-nm CMOS., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 30 (2): 123-133 (2022)Peak Prediction Using Multi Layer Perceptron (MLP) for Edge Computing ASICs Targeting Scientific Applications., , , , , , , , , and 1 other author(s). ISQED, page 1-6. IEEE, (2022)NBTI effects on tree-like clock distribution networks., , , , , and . ACM Great Lakes Symposium on VLSI, page 279-282. ACM, (2012)A verilog-a model for reconfigurable logic gates based on graphene pn-junctions., , , , and . DATE, page 877-880. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Schottky-barrier graphene nanoribbon field-effect transistors-based field-programmable gate array's configurable logic block and routing switch., , and . IET Circuits Devices Syst., 11 (6): 549-558 (2017)Ultra-low power circuits using graphene p-n junctions and adiabatic computing., , , , and . Microprocess. Microsystems, 39 (8): 962-972 (2015)