( en | de | ru )

 

Disambiguation of "Hsu, Yu-Chin"

Author of the publication

copydeleteadd this publication to your clipboard
Scheduling for Functional Pipelining and Loop Winding.

, , and . DAC, page 764-769. ACM, (1991)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yü-hsiu Hsü

Yu-Chen Hsu

Yu-An Hsu

Yu-Fang Hsu

Elion Chin

 

Other publications of authors with the same name

Optimal time borrowing analysis and timing budgeting optimization for latch-based designs., , , and . ACM Trans. Design Autom. Electr. Syst., 7 (1): 217-230 (2002)An efficient layout style for two-metal CMOS leaf cells and its automatic synthesis., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 12 (3): 410-424 (1993)Incorporating land-use regression into machine learning algorithms in estimating the spatial-temporal variation of carbon monoxide in Taiwan, , , , , , , , and . Environmental Modelling & Software, (2021)Layout Modeling and Design Space Exploration in Pss1 System., and . VLSI Design, 5 (2): 211-221 (1997)Domain-Specific High-Level Modeling and Synthesis for ATM Switch Design Using VHDL., , , and . DAC, page 585-590. ACM Press, (1996)A new approach to schedule operations across nested-ifs and nested-loops., , , and . MICRO, page 268-271. ACM / IEEE Computer Society, (1992)A Comparison of Functional and Structural Partitioning., , and . ISSS, page 121-126. ACM / IEEE Computer Society, (1996)Floor Planning and Global Routing in an Automated Chip Design System. University of Illinois Urbana-Champaign, USA, (1987)Synthesis of false loop free circuits., , , and . ASP-DAC, ACM, (1995)Intelligent Chips and Technologies for AIoT Era., and . A-SSCC, page 1-4. IEEE, (2020)