Author of the publication

A Multi-Functional In-Memory Inference Processor Using a Standard 6T SRAM Array.

, , , and . IEEE J. Solid State Circuits, 53 (2): 642-655 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Joint Equalization and Coding for On-Chip Bus Communication., , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (3): 314-318 (2008)High-speed architectures for Reed-Solomon decoders., and . IEEE Trans. Very Large Scale Integr. Syst., 9 (5): 641-655 (2001)A pipelined adaptive NEXT canceller., and . IEEE Trans. Signal Process., 46 (8): 2252-2258 (1998)An improved systolic architecture for 2-D digital filters.. IEEE Trans. Signal Process., 39 (5): 1195-1202 (1991)System-Level Optimization of Switched-Capacitor VRM and Core for Sub/Near-Vt Computing., , and . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (9): 726-730 (2014)A Variation-Tolerant In-Memory Machine Learning Classifier via On-Chip Training., , and . IEEE J. Solid State Circuits, 53 (11): 3163-3173 (2018)Area-efficient high-throughput MAP decoder architectures., , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (8): 921-933 (2005)Analytical estimation of signal transition activity from word-level statistics., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (7): 718-733 (1997)Signal Processing for High-Speed Links., , and . Handbook of Signal Processing Systems, Springer, (2013)A Study of BER-Optimal ADC-Based Receiver for Serial Links., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (5): 693-704 (2016)