( en | de | ru )

 

Disambiguation of "Robbins, Bryan J."

Author of the publication

copydeleteadd this publication to your clipboard
Microprocessor test and test tool methodology for the 500 MHz IBM S/390 G5 chip.

, , , , , and . ITC, page 717-726. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bryan Robbins

Bryan J Whitfield

Ed Robbins

Benjamin Robbins

Agnes Bryan

 

Other publications of authors with the same name

Testing the 400-MHz IBM Generation-4 CMOS Chip., , , , , and . ITC, page 106-114. IEEE Computer Society, (1997)Advanced microprocessor test strategy and methodology., , , , , , , and . IBM J. Res. Dev., 41 (4&5): 611-628 (1997)Microprocessor test and test tool methodology for the 500 MHz IBM S/390 G5 chip., , , , , and . ITC, page 717-726. IEEE Computer Society, (1998)Testing the 500-MHz IBM S/390 Microprocessor., , , , , and . IEEE Des. Test Comput., 15 (3): 83-89 (1998)99% AC test coverage using only LBIST on the 1 GHz IBM S/390 zSeries 900 Microprocessor., , , and . ITC, page 586-592. IEEE Computer Society, (2001)IBM System z9 eFUSE applications and methodology., , , , , , , , , and 1 other author(s). IBM J. Res. Dev., 51 (1/2): 65-76 (2007)A 32nm 0.5V-supply dual-read 6T SRAM., , , , , , , , , and 5 other author(s). CICC, page 1-4. IEEE, (2010)Structural and functional test of IBM System z10 chips., , , , , , , , , and 4 other author(s). IBM J. Res. Dev., 53 (1): 5 (2009)