( en | de | ru )

 

Disambiguation of "Jia, Xijie"

Author of the publication

copydeleteadd this publication to your clipboard
SRI-SURF: A better SURF powered by scaled-RAM interpolator on FPGA.

, , , , and . FPL, page 1-8. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jia Jia

Jia Xu

Lina Jia

Zhongxiao Jia

Jia Wei

 

Other publications of authors with the same name

A-U3D: A Unified 2D/3D CNN Accelerator on the Versal Platform for Disparity Estimation., , , , , , , , , and 8 other author(s). FPL, page 123-129. IEEE, (2022)SRI-SURF: A better SURF powered by scaled-RAM interpolator on FPGA., , , , and . FPL, page 1-8. IEEE, (2016)LPAC: A Low-Precision Accelerator for CNN on FPGAs., , , , , , , , , and 3 other author(s). FPGA, page 316. ACM, (2020)A High-Performance CNN Processor Based on FPGA for MobileNets., , , , , , , and . FPL, page 136-143. IEEE, (2019)DNNVM : End-to-End Compiler Leveraging Heterogeneous Optimizations on FPGA-based CNN Accelerators., , , , , , , , and . CoRR, (2019)Multi-task ADAS system on FPGA., , , , , , , , and . AICAS, page 171-174. IEEE, (2019)DNNVM: End-to-End Compiler Leveraging Heterogeneous Optimizations on FPGA-Based CNN Accelerators., , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2668-2681 (2020)XVDPU: A High Performance CNN Accelerator on the Versal Platform Powered by the AI Engine., , , , , , , , , and 4 other author(s). FPL, page 1-9. IEEE, (2022)DNNVM: End-to-End Compiler Leveraging Operation Fusion on FPGA-based CNN Accelerators., , , , , , , , , and . FPGA, page 187-188. ACM, (2019)