( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Improving Lifetime of Non-Volatile Memory Caches by Logical Partitioning.

, , и . ACM Great Lakes Symposium on VLSI, стр. 123-128. ACM, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

José Antonio Caro John

Peter Josefowitz

Stefanie Joseph

Julie Joseph

Joachim Jose

 

Другие публикации лиц с тем же именем

Networks-on-Chip based Deep Neural Networks Accelerators for IoT Edge Devices., , , , , и . IoTSMS, стр. 227-234. IEEE, (2019)ECAP: energy-efficient caching for prefetch blocks in tiled chip multiprocessors., , и . IET Comput. Digit. Tech., 13 (6): 417-428 (2019)Design and Evaluation of a Rack-Scale Disaggregated Memory Architecture For Data Centers., , и . CoRR, (2023)Reducing Off-Chip Miss Penalty by Exploiting Underutilised On-Chip Router Buffers., , и . ICCD, стр. 230-238. IEEE, (2020)Implementation of a Novel Fault Tolerant Routing Technique for Mesh Network on Chip., , , , , , и . VDAT, том 892 из Communications in Computer and Information Science, стр. 495-506. Springer, (2018)Smart Port Allocation for Adaptive NoC Routers., , и . VLSID, стр. 475-480. IEEE Computer Society, (2015)TRACKER: A low overhead adaptive NoC router with load balancing selection strategy., , , и . ICCAD, стр. 564-568. ACM, (2012)Data Criticality in Multithreaded Applications: An Insight for Many-Core Systems., , и . IEEE Trans. Very Large Scale Integr. Syst., 29 (9): 1675-1679 (2021)Modelling and Impact Analysis of Push Back Attack in 3D Bufferless Network on Chip., , , и . MCSoC, стр. 426-432. IEEE, (2023)DoLaR: Double Layer Routing for Bufferless Mesh Network-on-Chip., , , , и . TENCON, стр. 400-405. IEEE, (2019)