( en | de | ru )

 

Disambiguation of "Sánchez, Ernesto"

Author of the publication

copydeleteadd this publication to your clipboard
An effective technique for minimizing the cost of processor software-based diagnosis in SoCs.

, , , , and . DATE, page 412-417. European Design and Automation Association, Leuven, Belgium, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

David Sánchez Sánchez

Antonia Sánchez

Yerson Sánchez

Nydia Sánchez

David Sánchez

 

Other publications of authors with the same name

Coupling EA and high-level metrics for the automatic generation of test blocks for peripheral cores., , , and . GECCO, page 1912-1919. ACM, (2007)An evolutionary approach to hardware encryption and Trojan-horse mitigation., , , and . DATE, page 1593-1598. IEEE, (2017)An FPGA-based dynamically reconfigurable platform for emulation of permanent faults in ASICs., , , , and . Microelectron. Reliab., (2017)A Framework for Automated Detection of Power-related Software Errors in Industrial Verification Processes., , , , and . J. Electron. Test., 26 (6): 689-697 (2010)Image Test Libraries for the on-line self-test of functional units in GPUs running CNNs., , , , , , , and . ETS, page 1-6. IEEE, (2023)On the development of a high-level fault simulator for the analysis of performance faults on speculative modules., , and . LATS, page 1-6. IEEE, (2017)Evolution of Test Programs Exploiting a FSM Processor Model., , and . EvoApplications (2), volume 6625 of Lecture Notes in Computer Science, page 162-171. Springer, (2011)Automatic generation of test sets for SBST of microprocessor IP cores., , , and . SBCCI, page 74-79. ACM, (2005)Evaluating the impact of Permanent Faults in a GPU running a Deep Neural Network., , , , and . ITC-Asia, page 96-101. IEEE, (2022)On the Automatic Generation of Test Programs for Path-Delay Faults in Microprocessor Cores., , , and . ETS, page 179-184. IEEE Computer Society, (2007)