Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

On the Nature of Cache Miss Behavior: Is It √2?, , , and . J. Instruction-Level Parallelism, (2008)Workload-aware Automatic Parallelization for Multi-GPU DNN Training., , , , , and . CoRR, (2018)ScaleCom: Scalable Sparsified Gradient Compression for Communication-Efficient Distributed Training., , , , , , , , , and 1 other author(s). CoRR, (2021)Efficient AI System Design With Cross-Layer Approximate Computing., , , , , , , , , and 30 other author(s). Proc. IEEE, 108 (12): 2232-2250 (2020)RECAP: A region-based cure for the common cold (cache)., , , , and . HPCA, page 83-94. IEEE Computer Society, (2013)Co-designing accelerators and SoC interfaces using gem5-Aladdin., , , , and . MICRO, page 48:1-48:12. IEEE Computer Society, (2016)Evaluating the performance of active cache management schemes., , , , and . ICCD, page 368-375. IEEE Computer Society, (1998)Big Chips., and . IEEE Micro, 31 (4): 3-5 (2011)A 7-nm Four-Core Mixed-Precision AI Chip With 26.2-TFLOPS Hybrid-FP8 Training, 104.9-TOPS INT4 Inference, and Workload-Aware Throttling., , , , , , , , , and 34 other author(s). IEEE J. Solid State Circuits, 57 (1): 182-197 (2022)DeepTools: Compiler and Execution Runtime Extensions for RaPiD AI Accelerator., , , , , , , , , and 3 other author(s). IEEE Micro, 39 (5): 102-111 (2019)