( en | de | ru )

 

Disambiguation of "Sadredini, Elaheh"

Author of the publication

copydeleteadd this publication to your clipboard
ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata.

, , , , , , and . MICRO, page 921-932. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Seyed Enayatolah Sadredini

Elaheh Massih-Mäurer

 

Other publications of authors with the same name

eAP: A Scalable and Efficient In-Memory Accelerator for Automata Processing., , , , and . MICRO, page 87-99. ACM, (2019)An overview of micron's automata processor., , , , , , , , and . CODES+ISSS, page 14:1-14:3. ACM, (2016)ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata., , , , , , and . MICRO, page 921-932. IEEE Computer Society, (2018)MAGIC-DHT: Fast in-memory computing for Discrete Hadamard Transform., , , , and . Integr., (November 2023)An improved scheme for pre-computed patterns in core-based SoC architecture., , , , and . EWDTS, page 1-6. IEEE Computer Society, (2016)Frequent subtree mining on the automata processor: challenges and opportunities., , , and . ICS, page 4:1-4:11. ACM, (2017)Neural computation for robust and holographic face detection., , , , , , , , and . DAC, page 31-36. ACM, (2022)AutomataZoo: A Modern Automata Processing Benchmark Suite., , , , , , , , , and 1 other author(s). IISWC, page 13-24. IEEE Computer Society, (2018)BILBO-friendly Hybrid BIST Architecture with Asymmetric Polynomial Reseeding., , , and . CoRR, (2017)Test Generation and Scheduling for a Hybrid BIST Considering Test Time and Power Constraint., , , and . CoRR, (2017)