( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
BRAM-based function reuse for multi-core architectures in FPGAs.

, , , и . Microprocess. Microsystems, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Marcelo Ephraim

Marcelo Trallero

Marcelo Giovannetti

Marcelo Bustamante

Marcelo Klötzle

 

Другие публикации лиц с тем же именем

Artificial Intelligence for Mass Spectrometry and Nuclear Magnetic Resonance Spectroscopy., , , , , , , , , и 1 other автор(ы). DATE, стр. 615-620. IEEE, (2021)A Knapsack Methodology for Hardware-based DMR Protection against Soft Errors in Superscalar Out-of-Order Processors., , , , , , и . VLSI-SoC, стр. 287-292. IEEE, (2019)BRAM-based function reuse for multi-core architectures in FPGAs., , , и . Microprocess. Microsystems, (2018)A multiple-ISA reconfigurable architecture., , , и . Des. Autom. Embed. Syst., 19 (4): 329-344 (2015)A Mechanism for energy-efficient reuse of decoding and scheduling of x86 instruction streams., и . DATE, стр. 1468-1473. IEEE, (2017)Efficient Local Memory Support for Approximate Computing., , , , , , , и . SBESC, стр. 122-129. IEEE, (2018)G-GPU: A Fully-Automated Generator of GPU-like ASIC Accelerators., , , , , и . DATE, стр. 544-547. IEEE, (2022)A Multiple-ISA Reconfigurable Architecture., , , , и . SBESC, стр. 71-76. IEEE Computer Society, (2013)AITIA: Embedded AI Techniques for Embedded Industrial Applications., , , , , , , , , и 3 other автор(ы). COINS, стр. 1-7. IEEE, (2020)Improving Software-based Techniques for Soft Error Mitigation in OoO Superscalar Processors., , , , , , и . ICECS, стр. 201-204. IEEE, (2019)