( en | de | ru )

 

Disambiguation of "Ichiyama, Kiyotaka"

Author of the publication

copydeleteadd this publication to your clipboard
Real-time testing method for 16 Gbps 4-PAM signal interface.

, , , , and . ITC, page 1-10. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kiyotaka Yasuda

 

Other publications of authors with the same name

An ATE system for testing 2.4-GHz RF digital communication devices with QAM signal interfaces., and . ITC, page 1-9. IEEE, (2015)A Real-Time Delta-Time-to-Voltage Converter for Clock Jitter Measurement., , , and . ITC, page 1-8. IEEE Computer Society, (2006)A jitter separation and BER estimation method for asymmetric total jitter distributions., and . ITC, page 1-9. IEEE, (2017)Real-Time Testing Method for Multilevel Signal Interfaces and Its Impact on Test Cost., , , , and . IEEE Des. Test Comput., 29 (5): 63-71 (2012)A Real-Time Jitter Measurement Board for High-Performance Computer and Communication Systems., , , , , , and . ITC, page 77-84. IEEE Computer Society, (2004)A Stressed Eye Testing Module for Production Test of 30-Gbps NRZ Signal Interfaces., , and . ITC, page 1-10. IEEE, (2018)An On-Chip Delta-Time-to-Voltage Converter for Real-Time Measurement of Clock Jitter., , , and . ISCAS, page 2798-2801. IEEE, (2007)A Jitter Injection Module for Production Test of 52-Gbps PAM4 Signal Interfaces., , and . ITC, page 1-8. IEEE, (2019)A robust method for identifying a deterministic jitter model in a total jitter distribution., , , and . ITC, page 1-10. IEEE Computer Society, (2009)An ATE System for Testing RF Digital Communication Devices With QAM Signal Interfaces., and . IEEE Des. Test, 33 (6): 15-22 (2016)