Author of the publication

Influence of noise intensity on the spectrum of an oscillator.

, , and . IEEE Trans. Circuits Syst. II Express Briefs, 52-II (11): 789-793 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Digital signal Processor-based Investigation of Chua's Circuit family., , , and . Chua's Circuit, volume 1 of World Scientific Series on Nonlinear Science Series B, World Scientific, (1993)Comments on "folding of phase noise spectra in charge-pump phase-locked loops induced by frequency division"., , and . ICECS, page 612-615. IEEE, (2016)First Order Noise Shaping Local-Oscillator Based Time-to-Digital Converter., , and . ICECS, page 41-44. IEEE, (2010)Spurious tones in digital delta-sigma modulators resulting from pseudorandom dither., , and . J. Frankl. Inst., 352 (8): 3325-3344 (2015)Estimating the locking range of analog dividers through a phase-domain macromodel., , , and . ISCAS, page 1535-1538. IEEE, (2010)Mitigation of "Horn Spurs" in a MASH-Based Fractional-N CP-PLL., and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (5): 821-825 (2020)A Family of ΔΣ Modulators With High Spur Immunity and Low Folded Nonlinearity Noise When Used in Fractional- Frequency Synthesizers., and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (11): 4499-4509 (2022)Folded Noise Prediction in Nonlinear Fractional-N Frequency Synthesizers., and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (10): 4038-4048 (2021)An equation for Generating Chaos and its monolithic Implementation., , and . Int. J. Bifurc. Chaos, 12 (12): 2885-2895 (2002)Hardware Reduction in Digital Delta-Sigma Modulators Via Error Masking - Part II: SQ-DDSM., and . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (2): 112-116 (2009)