Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Gap-free Processor Verification by S2QED and Property Generation., , , , , , , and . DATE, page 526-531. IEEE, (2020)E-QED: Electrical Bug Localization During Post-silicon Validation Enabled by Quick Error Detection and Formal Methods., , and . CAV (2), volume 10427 of Lecture Notes in Computer Science, page 104-125. Springer, (2017)Impact of Radial defect clustering on 3D stacked IC yield from wafer to wafer stacking.. ITC, page 1-7. IEEE Computer Society, (2012)Exploiting rotational symmetries for improved stacked yields in W2W 3D-SICs.. VTS, page 32-37. IEEE Computer Society, (2011)LFPS: Learned Formal Proof Strengthening for Efficient Hardware Verification., , , , and . ICCAD, page 1-9. IEEE, (2023)Effective Pre-Silicon Verification of Processor Cores by Breaking the Bounds of Symbolic Quick Error Detection., , , , , , , , and . CoRR, (2021)A structured approach to post-silicon validation and debug using symbolic quick error detection., , , and . ITC, page 1-10. IEEE, (2015)Modeling location based wafer die yield variation in estimating 3D stacked IC yield from wafer to wafer stacking.. VTS, page 1-6. IEEE Computer Society, (2014)A-QED Verification of Hardware Accelerators., , , , , , , , , and 3 other author(s). DAC, page 1-6. IEEE, (2020)Analytical Modeling of 3D Stacked IC Yield from Wafer to Wafer Stacking with Radial Defect Clustering.. VLSID, page 26-31. IEEE Computer Society, (2014)