( en | de | ru )

 

Disambiguation of "Angizi, Shaahin"

Author of the publication

copydeleteadd this publication to your clipboard
Composite spintronic accuracy-configurable adder for low power Digital Signal Processing.

, , , and . ISQED, page 391-396. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Angizi, Shaahin
add a person with the name Angizi, Shaahin
 

Other publications of authors with the same name

A Novel Efficient Reversible Full Adder-Subtractor in QCA Nanotechnology., , and . CoRR, (2016)MERAM: Non-Volatile Cache Memory Based on Magneto-Electric FETs., , , , and . CoRR, (2020)PISA: A Non-Volatile Processing-in-Sensor Accelerator for Imaging Systems., , , and . IEEE Trans. Emerg. Top. Comput., 11 (4): 962-972 (October 2023)DNN-Defender: An in-DRAM Deep Neural Network Defense Mechanism for Adversarial Weight Attack., , , and . CoRR, (2023)IMC: energy-efficient in-memory convolver for accelerating binarized deep neural network., and . NCS, page 3:1-3:8. ACM, (2017)CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator., , , and . DAC, page 105:1-105:6. ACM, (2018)GraphS: A Graph Processing Accelerator Leveraging SOT-MRAM., , , and . DATE, page 378-383. IEEE, (2019)Towards Approximate Computing with Quantum-Dot Cellular Automata., , , , and . J. Low Power Electron., 13 (1): 29-35 (2017)Leveraging spintronic devices for ultra-low power in-memory computing: Logic and neural network., , and . MWSCAS, page 1109-1112. IEEE, (2017)AppCiP: Energy-Efficient Approximate Convolution-in-Pixel Scheme for Neural Network Acceleration., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 13 (1): 225-236 (March 2023)