Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An FPGA-based processor for training convolutional neural networks.

Z. Liu, Y. Dou, J. Jiang, Q. Wang, and P. Chow. FPT, page 207-210. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jingfei Guo

Jingfei Yang

Ping Jiang

Xin Jiang

Kaiyun Jiang

Other publications of authors with the same name

A Unified Co-Processor Architecture for Matrix Decomposition.Y. Dou, J. Zhou, G. Wu, J. Jiang, Y. Lei, and S. Ni. J. Comput. Sci. Technol., 25 (4): 874-885 (2010)Empirical Evaluation of Fixed-Point Arithmetic for Deep Belief Networks.J. Jiang, R. Hu, M. Luján, and Y. Dou. ARC, volume 7806 of Lecture Notes in Computer Science, page 225. Springer, (2013)Design and Implementation of Convolutional Neural Network Accelerator with Variable Layer-by-layer Debugging.S. Huang, J. Jiang, Y. Dou, L. Bai, H. Wang, and B. Qin. ICDLT, page 1-6. ACM, (2018)DSIRBS : A Layer-wise Balanced DNN Weight Pruning Method.X. Qian, J. Jiang, J. Xu, C. Gao, and Q. Xu. ICMLC, page 146-151. ACM, (2023)Study of Multilevel Parallel Algorithm of KPCA for Hyperspectral Images.R. Xu, C. Gao, and J. Jiang. NCTCS, volume 882 of Communications in Computer and Information Science, page 99-115. Springer, (2018)A high-throughput scalable BNN accelerator with fully pipelined architecture.Z. Han, J. Jiang, J. Xu, P. Zhang, X. Zhao, D. Wen, and Y. Dou. CCF Trans. High Perform. Comput., 3 (1): 17-30 (2021)Auto-Divide GNN: Accelerating GNN Training with Subgraph Division.H. Chen, Z. Ran, K. Ge, Z. Lai, J. Jiang, and D. Li. Euro-Par, volume 14100 of Lecture Notes in Computer Science, page 367-382. Springer, (2023)Evaluating a New Attention Framework Based on Matrix Blocking for Attention Models on FPGAs.X. Liu, J. Jiang, J. Xu, and L. Gao. ICTAI, page 607-615. IEEE, (2022)A New Computer Architecture Using a New Program Driving Method.X. Li, X. Cui, X. Ni, C. Ma, J. Jiang, H. Zhou, Z. Zhou, K. Luo, and J. Deng. ACIS-ICIS, page 345-349. IEEE Computer Society, (2006)CPU Load Prediction Using Support Vector Regression and Kalman Smoother for Cloud.R. Hu, J. Jiang, G. Liu, and L. Wang. ICDCS Workshops, page 88-92. IEEE Computer Society, (2013)

BibSonomy

Disambiguation of "Jiang, Jingfei"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An FPGA-based processor for training convolutional neural networks.

Please choose a person to relate this publication to

Jingfei Guo

Jingfei Yang

Ping Jiang

Xin Jiang

Kaiyun Jiang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Jiang, Jingfei"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML An FPGA-based processor for training convolutional neural networks.

Please choose a person to relate this publication to

Jingfei Guo

Jingfei Yang

Ping Jiang

Xin Jiang

Kaiyun Jiang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An FPGA-based processor for training convolutional neural networks.