Author of the publication

C++ Compiler Supports for Embedded Multicore DSP Systems.

, , , and . ICPP Workshops, page 214-221. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

On reducing load/store latencies of cache accesses., and . J. Syst. Archit., 56 (1): 1-15 (2010)Programming model and tools for embedded multicore systems., , , , and . Int. J. Embed. Syst., 4 (3/4): 259-269 (2010)Indirect-Mapped Caches: Approximating Set-Associativity with Direct-Mapped Caches., and . CDES, page 164-170. CSREA Press, (2009)Case study: stereo vision experiments with multi-core software API on embedded MPSoC environments., , , and . J. Supercomput., 61 (1): 103-117 (2012)Snug set-associative caches: Reducing leakage power of instruction and data caches with no performance penalties., and . ACM Trans. Archit. Code Optim., 4 (1): 6 (2007)A Multi-core Software API for Embedded MPSoC Environments., , , , and . MTPP, volume 6083 of Lecture Notes in Computer Science, page 40-50. Springer, (2010)Enabling an OpenCL Compiler for Embedded Multicore DSP Systems., , , and . ICPP Workshops, page 545-552. IEEE Computer Society, (2012)Support of Paged Register Files for Improving Context Switching on Embedded Processors., , , and . CSE (2), page 352-357. IEEE Computer Society, (2009)C++ Support and Applications for Embedded Multicore DSP Systems., , , and . J. Signal Process. Syst., 75 (2): 109-122 (2014)Snug set-associative caches: reducing leakage power while improving performance., and . ISLPED, page 345-350. ACM, (2005)