( en | de | ru )

 

Disambiguation of "Anshul, Aditya"

Author of the publication

copydeleteadd this publication to your clipboard
Hardware Security of Digital Image Filter IP Cores against Piracy using IP Seller's Fingerprint Encrypted Amino Acid Biometric Sample.

, , and . AsianHOST, page 1-6. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anshul Sawant

Anshul Bhardwaj

Aditya Aryasomayajula

Aditya Devarakonda

Anshul Dubey

 

Other publications of authors with the same name

Secured and Optimized Hardware Accelerators using Key-Controlled Encoded Hash Slices and Firefly Algorithm based Exploration., , , and . ICM, page 149-152. IEEE, (2023)Fusing IP vendor Palmprint Biometric with Encoded Hash for Hardware IP Core Protection of Image Processing Filters., , , and . ICM, page 218-221. IEEE, (2023)Exploring Handwritten Signature Image Features for Hardware Security., , , and . IEEE Trans. Dependable Secur. Comput., 20 (5): 3687-3698 (September 2023)Palmprint Biometric Versus Encrypted Hash Based Digital Signature for Securing DSP Cores Used in CE Systems., , , and . IEEE Consumer Electron. Mag., 11 (5): 73-80 (2022)IP Core Protection of Image Processing Filters with Multi-Level Encryption and Covert Steganographic Security Constraints., and . iSES, page 83-88. IEEE, (2022)Watermarking Hardware IPs Using Design Parameter Driven Encrypted Dispersion Matrix With Eigen Decomposition Based Security Framework., and . IEEE Access, (2024)Hardware Security of Digital Image Filter IP Cores against Piracy using IP Seller's Fingerprint Encrypted Amino Acid Biometric Sample., , and . AsianHOST, page 1-6. IEEE, (2023)Key-Driven Multi-Layered Structural Obfuscation of IP cores using Reconfigurable Obfuscator based Network Challenge and Switch Control Logic., and . iSES, page 141-146. IEEE, (2023)Quadruple phase watermarking during high level synthesis for securing reusable hardware intellectual property cores., , , , and . Comput. Electr. Eng., (January 2023)Exploration of optimal functional Trojan-resistant hardware intellectual property (IP) core designs during high level synthesis., , and . Microprocess. Microsystems, (2023)