( en | de | ru )

 

Disambiguation of "Pandey, Manish"

Author of the publication

copydeleteadd this publication to your clipboard
Enhanced Symbolic Simulation for Functional Verification of Embedded Array Systems.

, , , , and . Des. Autom. Embed. Syst., 8 (2-3): 173-188 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Manish Gupta

Shantanu Pandey

Manish Bhardwaj

Manish Mehta

Dharmendra Pandey

 

Other publications of authors with the same name

Machine learning and systems for the next frontier in formal verification.. FMCAD, page 4. IEEE, (2016)Revisiting the Open-Domain Question Answering Pipeline., and . CoRR, (2020)An optimal hybrid multiclass SVM for plant leaf disease detection using spatial Fuzzy C-Means model., and . Expert Syst. Appl., (2023)Exploiting Symmetry When Verifying Transitor-Level Circuits by Symbolic Trajectory Evaluation., and . CAV, volume 1254 of Lecture Notes in Computer Science, page 244-255. Springer, (1997)Flash-Flood Potential Mapping Using Deep Learning, Alternating Decision Trees and Data Provided by Remote Sensing Sensors., , , , , , , , and . Sensors, 21 (1): 280 (2021)Here, There, Anywhere: Profiling-Driven Services to Tame the Heterogeneity of Edge Applications., , , , and . SMDS, page 61-71. IEEE, (2021)Privacy-Preserving Location-Based Services: A DQN Algorithmic Perspective., , , and . AINA (4), volume 202 of Lecture Notes on Data Engineering and Communications Technologies, page 384-399. Springer, (2024)Strain Relaxation and Light Management in Tin–Lead Perovskite Solar Cells to Achieve High Efficiencies, , , , , , , , , and 4 other author(s). ACS Energy Letters, 4 (8): 1991--1998 (July 2019)Formal Verification of PowerPC Arrays Using Symbolic Trajectory Evaluation., , , and . DAC, page 649-654. ACM Press, (1996)Exploiting symmetry when verifying transistor-level circuits by symbolic trajectory evaluation., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (7): 918-935 (1999)