( en | de | ru )

 

Disambiguation of "Fazeli, Mahdi"

Author of the publication

copydeleteadd this publication to your clipboard
Energy aware and reliable STT-RAM based cache design for 3D embedded chip-multiprocessors.

, , , , and . ReCoSoC, page 1-8. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Abolfath Fazeli

Shahla Mahdizadeh

Gholamreza Fazeli

Walid Fazeli

Berie Mahdi

 

Other publications of authors with the same name

Coding Last Level STT-RAM Cache for High Endurance and Low Power., , , and . IEEE Comput. Archit. Lett., 13 (2): 73-76 (2014)An Efficient Programming Skeleton for Clusters of Multi-Core Processors., , and . Int. J. Parallel Program., 46 (6): 1094-1109 (2018)Micro-architectural approach to the efficient employment of STTRAM cells in a microprocessor register file., , , and . IET Comput. Digit. Tech., 11 (1): 1-7 (2017)Vulnerability modelling of crypto-chips against scan-based attacks., , and . IET Inf. Secur., 12 (6): 543-550 (2018)Experimental Evaluation of Delayed-Based Detectors Against Power-off Attack., , , , , , , , and . IOLTS, page 1-3. IEEE, (2023)Parallel Clustering on the Star Graph., , and . ICA3PP, volume 3719 of Lecture Notes in Computer Science, page 287-292. Springer, (2005)An In-Depth Vulnerability Analysis of RISC-V Micro-Architecture Against Fault Injection Attack., , , , , and . DFT, page 1-6. IEEE, (2021)Reliability and Power Optimization in 3D-Stacked Cache Using a Run-Time Reconfiguration Procedure., , , , and . MCSoC, page 75-82. IEEE Computer Society, (2017)Energy aware and reliable STT-RAM based cache design for 3D embedded chip-multiprocessors., , , , and . ReCoSoC, page 1-8. IEEE, (2017)FTSPM: A Fault-Tolerant ScratchPad Memory., , , , and . DSN, page 1-10. IEEE Computer Society, (2013)