Author of the publication

A Low-Power High-Speed Spintronics-Based Neuromorphic Computing System Using Real-Time Tracking Method.

, , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (3): 627-638 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Data-dependant sense-amplifier flip-flop for low power applications., , , , , , , and . CICC, page 1-4. IEEE, (2010)Simulation-based decision support for effects-based planning., , , , and . SMC, page 636-645. IEEE, (2010)A new write assist technique for SRAM design in 65 nm CMOS technology., , and . Integr., (2015)A low-power fast tag comparator by modifying charging scheme of wide fan-in dynamic OR gates., , , and . Integr., (2016)Adaptation of cerebral oxygen metabolism and blood flow and modulation of neurovascular coupling with prolonged stimulation in human visual cortex., and . NeuroImage, (2013)A Psychophysical Approach to the Mechanism of Human Stereovision.. IWANN (1), volume 1606 of Lecture Notes in Computer Science, page 776-785. Springer, (1999)Building a CSCW Infrastructure Utilizing an M&S Architecture and XML., , , and . CDVE, volume 3675 of Lecture Notes in Computer Science, page 1-13. Springer, (2005)Some Ownership Management Issues in Distributed Simulation using HLA/RTI., , and . Scalable Computing: Practice and Experience, (2001)Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion., , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (9): 1812-1816 (2018)Low-Energy Write Operation for 1T-1MTJ STT-RAM Bitcells With Negative Bitline Technique., , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (4): 1593-1597 (2016)