( en | de | ru )

 

Disambiguation of "Castrillón, Jerónimo"

Author of the publication

copydeleteadd this publication to your clipboard
Trading Fault Tolerance for Performance in AN Encoding.

, and . Conf. Computing Frontiers, page 183-190. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jeronimo Castrillon Mazo

Jerónimo Rodríguez

Jerónimo José Granados

Antonio Castrillón H

Elkin Castrillón Oberndorfer

 

Other publications of authors with the same name

Software Compilation Techniques for MPSoCs., , and . Handbook of Signal Processing Systems, Springer, (2013)Application-aware spinlock control using a hardware scheduler in MPSoC platforms., , , , , , and . ISSoC, page 1-6. IEEE, (2012)RTSim: A Cycle-Accurate Simulator for Racetrack Memories., , , , and . IEEE Comput. Archit. Lett., 18 (1): 43-46 (2019)DownShift: Tuning Shift Reduction With Reliability for Racetrack Memories., , , , and . IEEE Trans. Computers, 72 (9): 2585-2599 (September 2023)Domain-specific Hybrid Mapping for Energy-efficient Baseband Processing in Wireless Networks., , , , and . ACM Trans. Embed. Comput. Syst., 20 (5s): 60:1-60:26 (2021)An online guided tuning approach to run CNN pipelines on edge devices., , , and . CF, page 45-53. ACM, (2021)Achieving Determinism in Adaptive AUTOSAR., , , and . DATE, page 822-827. IEEE, (2020)Generalized Data Placement Strategies for Racetrack Memories., , , and . DATE, page 1502-1507. IEEE, (2020)Optimized communication architecture of MPSoCs with a hardware scheduler: A system view., , , , , , and . SoC, page 163-168. IEEE, (2010)Supporting Fine-grained Dataflow Parallelism in Big Data Systems., , and . PMAM@PPoPP, page 41-50. ACM, (2018)