Author of the publication

Getting Formal Verification into Design Flow.

, , and . FM, volume 5014 of Lecture Notes in Computer Science, page 12-32. Springer, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Concurrent Rewriting Semantics and Analysis of Asynchronous Digital Circuits., , and . WRLA, volume 6381 of Lecture Notes in Computer Science, page 140-156. Springer, (2010)Redesign of the LMST Wireless Sensor Protocol through Formal Modeling and Statistical Model Checking., , and . FMOODS, volume 5051 of Lecture Notes in Computer Science, page 150-169. Springer, (2008)Rewriting semantics of production rule sets., , and . J. Log. Algebraic Methods Program., 81 (7-8): 929-956 (2012)vlogsl: A Strategy Language for Simulation-Based Verification of Hardware., and . Haifa Verification Conference, volume 6504 of Lecture Notes in Computer Science, page 129-145. Springer, (2010)Staging static analyses for program generation., , and . GPCE, page 1-10. ACM, (2006)A meta-language for functional verification. University of Illinois Urbana-Champaign, USA, (2011)A Rewriting Semantics for ABEL with Applications to Hardware/Software Co-Design and Analysis., and . WRLA, volume 176 of Electronic Notes in Theoretical Computer Science, page 47-60. Elsevier, (2006)Getting Formal Verification into Design Flow., , and . FM, volume 5014 of Lecture Notes in Computer Science, page 12-32. Springer, (2008)Using the PALS Architecture to Verify a Distributed Topology Control Protocol for Wireless Multi-Hop Networks in the Presence of Node Failures, and . RTRTS, volume 36 of EPTCS, page 101-116. (2010)A Necessary and Sufficient Timing Assumption for Speed-Independent Circuits., , and . ASYNC, page 65-76. IEEE Computer Society, (2009)