( en | de | ru )

 

Disambiguation of "Carro, Luigi"

Author of the publication

copydeleteadd this publication to your clipboard
XOR-based Low Cost Checkers for Combinational Logic.

, and . DFT, page 281-289. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vicente Rodríguez Carro

Aaron E Carroll

Rebecca Carroll

John Carroll

Luigi Busarello

 

Other publications of authors with the same name

The Path to Exascale: Code Optimizations and Hardening Solutions Reliability., , , , , and . FTXS@HPDC, page 55-62. ACM, (2015)Evaluating Schedulers in a Reconfigurable Multicore Heterogeneous System., , , , and . ARC, volume 9625 of Lecture Notes in Computer Science, page 261-272. Springer, (2016)Using Frame Similarity for Low Energy Software-Only IoT Video Recognition., , , and . SAMOS, volume 11733 of Lecture Notes in Computer Science, page 157-168. Springer, (2019)A Low Power FPAA for Wide Band Applications., and . FPL, volume 3203 of Lecture Notes in Computer Science, page 970-974. Springer, (2004)Fault-Tolerant Algebraic Architecture for radiation induced soft-errors., , and . European Test Symposium, page 1. IEEE Computer Society, (2012)Fast error detection through efficient use of hardwired resources in FPGAs., and . European Test Symposium, page 1-6. IEEE Computer Society, (2012)A new RC design for mixed-grain based dynamically reconfigurable architectures., , and . ICECS, page 984-987. IEEE, (2009)Distributed real-time embedded systems: Recent advances, future trends and their impact on manufacturing plant control., and . Annu. Rev. Control., 31 (1): 81-92 (2007)Dynamic Reconfigurable Architectures and Transparent Optimization Techniques - Automatic Acceleration of Software Execution., and . Springer, (2010)Performance evaluation of hierarchical NoC topologies for stacked 3D ICs., , , , and . ISCAS, page 1961-1964. IEEE, (2015)