( en | de | ru )

 

Disambiguation of "Catania, Vincenzo"

Author of the publication

copydeleteadd this publication to your clipboard
Design and Performance Analysis of a Disk Array System.

, , , and . IEEE Trans. Computers, 44 (10): 1236-1247 (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vincenzo Mancuso

Vincenzo Casulli

Vincenzo Ferrazzano

Vincenzo Mercurio

Vincenzo Gulisano

 

Other publications of authors with the same name

Smart EDIFICE - Smart EveryDay interoperating future devICEs., , , , and . CTS, page 19-26. IEEE, (2015)Low Energy Mapping Techniques under Reliability and Bandwidth Constraints., , , , and . HPCC/EUC, page 2088-2095. IEEE, (2013)Coupling Routing Algorithm and Data Encoding for Low Power Networks on Chip., , , , and . J. Comput. Sci., 11 (3): 552-566 (2015)VLSI hardware architecture for complex fuzzy systems., , and . IEEE Trans. Fuzzy Syst., 7 (5): 553-570 (1999)Efficient design space exploration for application specific systems-on-a-chip., , , , and . J. Syst. Archit., 53 (10): 733-750 (2007)An integrated fuzzy-GA approach for buffer management., , and . IEEE Trans. Fuzzy Syst., 14 (4): 528-541 (2006)A VLSI fuzzy inference processor based on a discrete analog approach., , , and . IEEE Trans. Fuzzy Syst., 2 (2): 93-106 (1994)User-Generated Services Composition in Smart Multi-User Environments., , , , and . J. Sens. Actuator Networks, 6 (3): 20 (2017)Bandwidth-aware routing algorithms for networks-on-chip platforms., , and . IET Comput. Digit. Tech., 3 (5): 413-429 (2009)Networks-on-Chip based Deep Neural Networks Accelerators for IoT Edge Devices., , , , , and . IoTSMS, page 227-234. IEEE, (2019)