Author of the publication

A method to abstract RTL IP blocks into C++ code and enable high-level synthesis.

, , , and . DAC, page 156:1-156:9. ACM, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Correct-by-construction generation of device drivers based on RTL testbenches., , , and . DATE, page 1500-1505. IEEE, (2009)FAST: An RTL Fault Simulation Framework based on RTL-to-TLM Abstraction., , and . J. Electron. Test., 28 (4): 495-510 (2012)An Efficient Implementation of the Bellman-Ford Algorithm for Kepler GPU Architectures., and . IEEE Trans. Parallel Distributed Syst., 27 (8): 2222-2233 (2016)Camera- and Viewpoint-Agnostic Evaluation of Axial Postural Abnormalities in People with Parkinson's Disease through Augmented Human Pose Estimation., , , , , , , , and . Sensors, 23 (6): 3193 (March 2023)SystemC Implementation of Stochastic Petri Nets for Simulation and Parameterization of Biological Networks., , , , , , , , and . ACM Trans. Embed. Comput. Syst., 20 (4): 31:1-31:20 (2021)APPAGATO: an APproximate PArallel and stochastic GrAph querying TOol for biological networks., , , , , and . Bioinform., 32 (14): 2159-2166 (2016)A Cross-level Verification Methodology for Digital IPs Augmented with Embedded Timing Monitors., , , , , and . ACM Trans. Design Autom. Electr. Syst., 24 (3): 27:1-27:23 (2019)cuRnet: an R package for graph traversing on GPU., , , , , , , , , and . BMC Bioinform., 19-S (10): 221-230 (2018)Hybrid, Incremental Assertion-Based Verification for TLM Design Flows., , , and . IEEE Des. Test Comput., 24 (2): 140-152 (2007)A SystemC Platform for Signal Transduction Modelling and Simulation in Systems Biology., , , , and . ACM Great Lakes Symposium on VLSI, page 233-236. ACM, (2015)