Author of the publication

Performance and Reliability Analysis of Cross-Layer Optimizations of NAND Flash Controllers.

, , , , , , and . ACM Trans. Embed. Comput. Syst., 14 (1): 7:1-7:24 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design space exploration of latency and bandwidth in RRAM-based solid state drives., , , , and . NVMTS, page 1-4. IEEE, (2015)Analysis and Design of Linear Finite State Machines for Signature Analysis Testing., , and . IEEE Trans. Computers, 40 (9): 1034-1045 (1991)Architectural and Integration Options for 3D NAND Flash Memories., , , and . Computers, 6 (3): 27 (2017)A novel critical path heuristic for fast fault grading., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 10 (4): 544-548 (1991)Dynamic effects in the detection of bridging faults in CMOS ICs., , and . J. Electron. Test., 3 (3): 197-205 (1992)Improving performance and reliability of NOR-Flash arrays by using pulsed operation., , and . Microelectron. Reliab., 46 (9-11): 1478-1481 (2006)An Automated Test Equipment for Characterization of Emerging MRAM and RRAM Arrays., , , , , , , and . IEEE Trans. Emerg. Top. Comput., 6 (2): 269-277 (2018)On the Design of Multiple-Input Shift-Registers for Signature Analysis Testing., , and . ITC, page 936. IEEE Computer Society, (1989)Overerase phenomena: an insight into flash memory reliability., , and . Proc. IEEE, 91 (4): 617-626 (2003)Performance and Reliability Analysis of Cross-Layer Optimizations of NAND Flash Controllers., , , , , , and . ACM Trans. Embed. Comput. Syst., 14 (1): 7:1-7:24 (2015)