Author of the publication

RTMDet-R2: An Improved Real-Time Rotated Object Detector.

, , , , , , and . PRCV (12), volume 14436 of Lecture Notes in Computer Science, page 352-364. Springer, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Efficient temporal task partition for coarse-grain reconfigurable systems based on Simulated Annealing Genetic Algorithm., , , , and . ASICON, page 941-944. IEEE, (2011)Reducing Memory Access Conflicts with Loop Transformation and Data Reuse on Coarse-grained Reconfigurable Architecture., , , , , and . DATE, page 124-129. IEEE, (2021)An Automated Fault Injection Technique Based on VHDL Syntax Analysis and Stratified Sampling., , and . DELTA, page 587-591. IEEE Computer Society, (2008)A novel soft error sensitivity characterization technique based on simulated fault injection and constrained association analysis., , and . ICECS, page 766-769. IEEE, (2008)Lung Nodule Detection in CT Images Using a Raw Patch-Based Convolutional Neural Network., , , , and . J. Digital Imaging, 32 (6): 971-979 (2019)Towards Higher Performance and Robust Compilation for CGRA Modulo Scheduling., , , , , , and . IEEE Trans. Parallel Distributed Syst., 31 (9): 2201-2219 (2020)Fail-Slow at Scale: Evidence of Hardware Performance Faults in Large Production Systems., , , , , , , , , and 14 other author(s). ACM Trans. Storage, 14 (3): 23:1-23:26 (2018)An Efficient CNN Accelerator Using Inter-Frame Data Reuse of Videos on FPGAs., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 30 (11): 1587-1600 (2022)A 3.85-Gb/s 8 × 8 Soft-Output MIMO Detector With Lattice-Reduction-Aided Channel Preprocessing., , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (2): 307-320 (2021)Enabling Resistive-RAM-based Activation Functions for Deep Neural Network Acceleration., , , , , , , and . ACM Great Lakes Symposium on VLSI, page 345-350. ACM, (2020)