( en | de | ru )

 

Disambiguation of "Greub, Hans J."

Author of the publication

copydeleteadd this publication to your clipboard
Design of a 32 b monolithic microprocessor based on GaAs HMESFET technology.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 5 (2): 238-243 (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Thierry Greub

Krystyna Greub-Frącz

Erwin Greub

Peter Greubel

Peter Greubel

 

Other publications of authors with the same name

Design of a package for a high-speed processor made with yield-limited technology., , , and . Great Lakes Symposium on VLSI, page 110-113. IEEE, (1994)Supplying Known-Good Die for MCM Applications Using Low-Cost Embedded Testing., , , , , , , , and . ITC, page 328-335. IEEE Computer Society, (1995)A very wide bandwidth digital VCO using quadrature frequency multiplication and division implemented in AlGaAs/GaAs HBT's., , , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 6 (1): 52-55 (1998)Wafer Scale Interconnections for GaAs Packing - Applications to RISC Architecture., , , , and . Computer, 20 (4): 21-35 (1987)F-RISC/G: AlGaAs/GaAs HBT Standard Cell Library., , , , , , , and . ICCD, page 297-300. IEEE Computer Society, (1991)A perturbation-aware noise convergence methodology for high frequency microprocessors., , , and . ASP-DAC, page 717-722. ACM Press, (2005)A 2-GHz clocked AlGaAs/GaAs HBT byte-slice datapath chip., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 35 (6): 885-894 (2000)F-RISC/I: Fast Reduced Instruction Set Computer with GaAs (H)MESFET Implementation., , , and . ICCD, page 293-296. IEEE Computer Society, (1991)Design of a 32 b monolithic microprocessor based on GaAs HMESFET technology., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 5 (2): 238-243 (1997)Accurate high-speed performance prediction for full differential current-mode logic: the effect of dielectric anisotropy., , , , , , , , , and 4 other author(s). IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (2): 212-219 (1999)