Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

POSTER: Design Space Exploration for Performance Optimization of Deep Neural Networks on Shared Memory Accelerators.

S. Venkataramani, J. Choi, V. Srinivasan, K. Gopalakrishnan, and L. Chang. PACT, page 146-147. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vijayalakshmi Sethuraman

R Srinivasan

Sadagopan Srinivasan

Srinivasan Rajaraman

Srinivasan Seetharaman

Other publications of authors with the same name

Workload-aware Automatic Parallelization for Multi-GPU DNN Training.S. Shin, Y. Jo, J. Choi, S. Venkataramani, V. Srinivasan, and W. Sung. CoRR, (2018)On the Nature of Cache Miss Behavior: Is It √2?A. Hartstein, V. Srinivasan, T. Puzak, and P. Emma. J. Instruction-Level Parallelism, (2008)ScaleCom: Scalable Sparsified Gradient Compression for Communication-Efficient Distributed Training.C. Chen, J. Ni, S. Lu, X. Cui, P. Chen, X. Sun, N. Wang, S. Venkataramani, V. Srinivasan, W. Zhang and 1 other author(s). CoRR, (2021)Efficient AI System Design With Cross-Layer Approximate Computing.S. Venkataramani, X. Sun, N. Wang, C. Chen, J. Choi, M. Kang, A. Agarwal, J. Oh, S. Jain, T. Babinsky and 30 other author(s). Proc. IEEE, 108 (12): 2232-2250 (2020)RECAP: A region-based cure for the common cold (cache).J. Zebchuk, H. Cain, X. Tong, V. Srinivasan, and A. Moshovos. HPCA, page 83-94. IEEE Computer Society, (2013)Co-designing accelerators and SoC interfaces using gem5-Aladdin.Y. Shao, S. Xi, V. Srinivasan, G. Wei, and D. Brooks. MICRO, page 48:1-48:12. IEEE Computer Society, (2016)Evaluating the performance of active cache management schemes.E. Tam, J. Rivers, V. Srinivasan, G. Tyson, and E. Davidson. ICCD, page 368-375. IEEE Computer Society, (1998)Big Chips.A. Kahng, and V. Srinivasan. IEEE Micro, 31 (4): 3-5 (2011)Special Issue on Network and Parallel Computing.V. Srinivasan, and Y. Zhang. Int. J. Parallel Program., 45 (1): 1-3 (2017)Analyzing the Cost of a Cache Miss Using Pipeline Spectroscopy.T. Puzak, A. Hartstein, P. Emma, V. Srinivasan, and A. Nadas. J. Instruction-Level Parallelism, (2008)

BibSonomy

Disambiguation of "Srinivasan, Vijayalakshmi"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

POSTER: Design Space Exploration for Performance Optimization of Deep Neural Networks on Shared Memory Accelerators.

Please choose a person to relate this publication to

Vijayalakshmi Sethuraman

R Srinivasan

Sadagopan Srinivasan

Srinivasan Rajaraman

Srinivasan Seetharaman

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Srinivasan, Vijayalakshmi"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML POSTER: Design Space Exploration for Performance Optimization of Deep Neural Networks on Shared Memory Accelerators.

Please choose a person to relate this publication to

Vijayalakshmi Sethuraman

R Srinivasan

Sadagopan Srinivasan

Srinivasan Rajaraman

Srinivasan Seetharaman

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

POSTER: Design Space Exploration for Performance Optimization of Deep Neural Networks on Shared Memory Accelerators.