( en | de | ru )

 

Disambiguation of "Calmon, Françis"

Author of the publication

copydeleteadd this publication to your clipboard
A Simple Way for Substrate Noise Modeling in Mixed-Signal ICs.

, , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 53-I (10): 2167-2177 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Francis Adigbli

Francis Kunnumpuram

Francis Sousa

Francis Obeng

Francis Mutajuka

 

Other publications of authors with the same name

Impact of low-frequency substrate disturbances on a 4.5GHz VCO., , , , , and . Microelectron. J., 37 (10): 1119-1127 (2006)FPGA and Mixed FPGA-DSP Implementations of Electrical Drive Algorithms., , , , , and . FPL, volume 2438 of Lecture Notes in Computer Science, page 1144-1147. Springer, (2002)3D substrate modeling; from a first order electrical analysis, towards some possible signal fluctuations consideration, for radio frequency circuits., , , , , , , and . Microelectron. J., 45 (8): 1061-1068 (2014)Design guidelines for the integration of Geiger-mode avalanche diodes in standard CMOS technologies., , , , , and . Microelectron. J., 46 (10): 900-910 (2015)Characterization and modeling of DCR and DCR drift variability in SPADs., , , , and . IRPS, page 1-5. IEEE, (2023)Wideband 2.5 GHz VCO with active inductance in a 0.25 µm CMOS technology., and . ICECS, page 735-738. IEEE, (2009)An Active Quenching Circuit for a Native 3D SPAD Pixel in a 28 nm CMOS FDSOI Technology., , , , , , and . NEWCAS, page 1-4. IEEE, (2021)Challenges and prospects of RF oscillators using silicon resonant tunneling diodes., , , , , , and . ESSCIRC, page 220-223. IEEE, (2009)Hot-Carrier Degradation modeling of DCR drift in SPADs., , and . ESSDERC, page 61-64. IEEE, (2023)An Ultrafast Active Quenching Active Reset Circuit with 50% SPAD Afterpulsing Reduction in a 28 nm FD-SOI CMOS Technology Using Body Biasing Technique., , , , , , , , and . Sensors, 21 (12): 4014 (2021)