( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit.

, , , , и . ISCA, стр. 609-621. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sang-Woo Ro

Won-Woo Lee

Hyun Woo Won

Bora Ro

Seonhi Ro

 

Другие публикации лиц с тем же именем

Dynamic Load Balancing of Dispatch Scheduling for Solid State Disks., и . IEEE Trans. Computers, 66 (6): 1034-1047 (2017)Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm., , , и . ARC, том 5453 из Lecture Notes in Computer Science, стр. 181-192. Springer, (2009)REPrune: Channel Pruning via Kernel Representative Selection., , , , , , и . AAAI, стр. 14545-14553. AAAI Press, (2024)Cooperative heterogeneous computing for parallel processing on CPU/GPU hybrids., , и . Interaction between Compilers and Computer Architectures, стр. 33-40. IEEE Computer Society, (2012)Compiler Support for Dynamic Speculative Pre-Execution., и . Interaction between Compilers and Computer Architectures, стр. 14-26. IEEE Computer Society, (2003)WIR: Warp Instruction Reuse to Minimize Repeated Computations in GPUs., и . HPCA, стр. 389-402. IEEE Computer Society, (2018)Dynamic Resizing on Active Warps Scheduler to Hide Operation Stalls on GPUs., , , , , и . IEEE Trans. Parallel Distributed Syst., 28 (11): 3142-3156 (2017)Chapter Six - Deep learning with GPUs., , , , , и . Adv. Comput., (2021)Duplo: Lifting Redundant Memory Accesses of Deep Neural Networks for GPU Tensor Cores., , , , , и . MICRO, стр. 725-737. IEEE, (2020)MAD MAcce: Supporting Multiply-Add Operations for Democratizing Matrix-Multiplication Accelerators., , , , , и . MICRO, стр. 367-379. ACM, (2023)