( en | de | ru )

 

Disambiguation of "Vaddi, Ramesh"

Author of the publication

copydeleteadd this publication to your clipboard
Tunnel FET RF Rectifier Design for Energy Harvesting Applications.

, , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 4 (4): 400-411 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ramesh Ummanni

Ramesh Sheth

Ramesh Boggula

Ramesh Sharma

Ramesh Samanta

 

Other publications of authors with the same name

Comparison of nano-scale complementary metal-oxide semiconductor and 3T-4T double gate fin-shaped field-effect transistors for robust and energy-efficient subthreshold logic., , and . IET Circuits Devices Syst., 4 (6): 548-560 (2010)Tunneling Field Effect Transistors for Enhancing Energy Efficiency and Hardware Security of IoT Platforms: Challenges and Opportunities., , , , , and . ISCAS, page 1-5. IEEE, (2018)Robustness comparison of DG FinFETs with symmetric, asymmetric, tied and independent gate options with circuit co-design for ultra low power subthreshold logic., , and . Microelectron. J., 41 (4): 195-211 (2010)Tunnel FET ambipolarity-based energy efficient and robust true random number generator against reverse engineering attacks., , , and . IET Circuits Devices Syst., 13 (5): 689-695 (2019)Negative capacitance FETs for energy efficient and hardware secure logic designs., , , and . Microelectron. J., (2022)Chest X ray and cough sample based deep learning framework for accurate diagnosis of COVID-19., , , , , , , and . Comput. Electr. Eng., (2022)Steep Switching NCFET based Logic for Future Energy Efficient Electronics., , , and . iSES, page 327-330. IEEE, (2021)Systolic Array based Multiply Accumulation Unit for IoT Edge Accelerators., , and . iSES, page 220-223. IEEE, (2021)Design and Exploration of Negative Capacitance FETs for Energy Efficient SRAM based In-Memory XNOR/Input and Weight Product Operation for Deep Neural Networks., , and . iSES, page 321-325. IEEE, (2022)Tunnel FET-based ultralow-power and hardware-secure circuit design considering p-i-n forward leakage., , , and . Int. J. Circuit Theory Appl., 48 (4): 524-538 (2020)