Author of the publication

Practical Deadlock-Free Fault-Tolerant Routing in Meshes Based on the Planar Network Fault Model.

, , and . IEEE Trans. Computers, 58 (5): 620-633 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Mathematics model and numerical calculation for stability of synchronous generator rectification systems., , , and . Kybernetes, 40 (5/6): 894-904 (2011)Constraining Transition Propagation for Low-Power Scan Testing Using a Two-Stage Scan Architecture., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 54-II (5): 450-454 (2007)Low-Power Weighted Pseudo-Random Test Pattern Generation for Launch-on-Capture Delay Testing., , and . VTS, page 1-6. IEEE, (2020)Cooperative power scheduling for a network of MIMO links., , and . IEEE Trans. Wirel. Commun., 9 (3): 939-944 (2010)Compact Test Generation With an Influence Input Measure for Launch-On-Capture Transition Fault Testing., , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (9): 1968-1979 (2014)A Pose-Normalization Method for Casting Voxel Models Using Second-Order Central Moment Matrix., , , and . IEEE Access, (2023)A power-effective scan architecture using scan flip-flops clustering and post-generation filling., , and . ACM Great Lakes Symposium on VLSI, page 517-522. ACM, (2009)Scan Flip-Flop Grouping to Compress Test Data and Compact Test Responses for Launch-on-Capture Delay Testing., , and . ACM Trans. Design Autom. Electr. Syst., 17 (2): 18:1-18:24 (2012)A New Unicast-Based Multicast Scheme for Network-on-Chip Router and Interconnect Testing., and . ACM Trans. Design Autom. Electr. Syst., 21 (2): 24:1-24:23 (2016)FCCD-SAR: A Lightweight SAR ATR Algorithm Based on FasterNet., , and . Sensors, 23 (15): 6956 (August 2023)