Author of the publication

A PUF-Based Secure Boot for RISC-V Architectures.

, , , , , , and . ApplePies, volume 1110 of Lecture Notes in Electrical Engineering, page 87-94. Springer, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

VLSI Design of Advanced-Features AES Cryptoprocessor in the Framework of the European Processor Initiative., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 30 (2): 177-186 (2022)Cycle-Accurate Verification of the Cryptographic Co-Processor for the European Processor Initiative., , , , , and . ApplePies, volume 1110 of Lecture Notes in Electrical Engineering, page 378-385. Springer, (2023)CRFlex: A Flexible and Configurable Cryptographic Hardware Accelerator for AES Block Cipher Modes., , , , , , and . ApplePies, volume 866 of Lecture Notes in Electrical Engineering, page 31-38. Springer, (2021)An implementation of the 802.1AE MAC Security Standard for in-car networks., , , , , and . WF-IoT, page 24-28. IEEE Computer Society, (2015)Cryptographically Secure Pseudo-Random Number Generator IP-Core Based on SHA2 Algorithm., , , , , , and . Sensors, 20 (7): 1869 (2020)A PUF-Based Secure Boot for RISC-V Architectures., , , , , , and . ApplePies, volume 1110 of Lecture Notes in Electrical Engineering, page 87-94. Springer, (2023)A simulated approach to evaluate side-channel attack countermeasures for the Advanced Encryption Standard., , , , , and . Integr., (2019)SHA2 and SHA-3 accelerator design in a 7 nm technology within the European Processor Initiative., , , , , , , and . Microprocess. Microsystems, (November 2021)Design and Test of an Integrated Random Number Generator with All-Digital Entropy Source., , , , and . Entropy, 24 (2): 139 (2022)Secure Data Authentication in Space Communications by High-Efficient AES-CMAC Core in Space-Grade FPGA., , , and . ApplePies, volume 1110 of Lecture Notes in Electrical Engineering, page 49-54. Springer, (2023)