( en | de | ru )

 

Disambiguation of "Deprettere, Ed F."

Author of the publication

copydeleteadd this publication to your clipboard
Compilation From Matlab to Process Networks Realized in FPGA.

, , , and . Des. Autom. Embed. Syst., 7 (4): 385-403 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ed Robbins

Ed Brost

Efrat Gal-Ed

Jörg Ed Hartge

Ed H. Chi

 

Other publications of authors with the same name

Preface., , and . Des. Autom. Embed. Syst., 7 (4): 303-305 (2002)A model for the high-level description and simulation of VLSI networks., , , and . IEEE Micro, 10 (4): 41-48 (1990)A parallel system for photo realistic artificial scene rendering., , , , and . ASAP, page 314-323. IEEE, (1994)Transforming Signal Processing Applications into Parallel Implementations., , , and . EURASIP J. Adv. Signal Process., (2007)Pipelined cordic architectures for fast VLSI filtering and array processing., , and . ICASSP, page 250-253. IEEE, (1984)Experimental evaluation of different approaches to the multi-pulse coder., and . ICASSP, page 396-399. IEEE, (1984)On the (Re-)Use of IP-Components in Re-configurable Platforms., , and . SAMOS, volume 3133 of Lecture Notes in Computer Science, page 264-273. Springer, (2004)FPGA Implementation of a Prototype Hierarchical Control Network for Large-Scale Signal Processing Applications., and . Euro-Par, volume 4128 of Lecture Notes in Computer Science, page 1192-1203. Springer, (2006)Multiresolution ESPRIT algorithm., , and . IEEE Trans. Signal Process., 47 (6): 1722-1726 (1999)Converting sequential iterative algorithms to recurrent equations for automatic design of systolic arrays., and . ICASSP, page 2025-2028. IEEE, (1988)