( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Coarse-Grained FPGA Architecture for High-Performance FIR Filtering.

, , и . FPGA, стр. 234-244. ACM, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Kaushik Bhaganagarapu

Kaushik Biswas

Kaushik Ravichandran

Kaushik Mitra

Kaushik Sengupta

 

Другие публикации лиц с тем же именем

Logic and Memory Design Based on Unequal Error Protection for Voltage-scalable, Robust and Adaptive DSP Systems., , и . J. Signal Process. Syst., 68 (3): 415-431 (2012)A Low Complexity Reconfigurable DCT Architecture to Trade off Image Quality for Power Consumption., и . J. Signal Process. Syst., 53 (3): 399-410 (2008)Powerline Communication for Enhanced Connectivity in Neuromorphic Systems., , , и . IEEE Trans. Very Large Scale Integr. Syst., 27 (8): 1897-1906 (2019)Robust subthreshold logic for ultra-low power operation., , и . IEEE Trans. Very Large Scale Integr. Syst., 9 (1): 90-99 (2001)On effective IDDQ testing of low-voltage CMOS circuits using leakage control techniques., , и . IEEE Trans. Very Large Scale Integr. Syst., 9 (5): 718-725 (2001)Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy., , и . IEEE Trans. Very Large Scale Integr. Syst., 18 (5): 787-793 (2010)Low-Energy Two-Stage Algorithm for High Efficacy Epileptic Seizure Detection., , и . IEEE Trans. Very Large Scale Integr. Syst., 23 (1): 208-212 (2015)Enabling Deep Spiking Neural Networks with Hybrid Conversion and Spike Timing Dependent Backpropagation., , , и . ICLR, OpenReview.net, (2020)High Performance and Low Power Electronics on Flexible Substrate., , , и . DAC, стр. 274-275. IEEE, (2007)Fast and accurate estimation of SRAM read and hold failure probability using critical point sampling., , , и . IET Circuits Devices Syst., 4 (6): 469-478 (2010)