Author of the publication

Switch MSHR: A Technique to Reduce Remote Read Memory Access Time in CC-NUMA Multiprocessors.

, and . IEEE Trans. Computers, 52 (5): 617-632 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Enhancing Network Processor Simulation Speed with Statistical Input Sampling., , , , and . HiPEAC, volume 3793 of Lecture Notes in Computer Science, page 68-83. Springer, (2005)Performance characterization of multi-thread and multi-core processors based XML application oriented networking systems., , , and . J. Parallel Distributed Comput., 70 (5): 584-597 (2010)Efficient Mapping of Applications on Cache Based Multiprocessors., and . J. Parallel Distributed Comput., 19 (3): 179-191 (1993)Tulip: A New Hash Based Cooperative Web Caching Architecture., , and . J. Supercomput., 35 (3): 301-320 (2006)Shuffling: a framework for lock contention aware thread scheduling for multicore multiprocessor systems., , and . PACT, page 289-300. ACM, (2014)Performance Evaluation of a Dataflow Architecture., and . IEEE Trans. Computers, 39 (5): 615-627 (1990)Design and Performance of Generalized Interconnection Networks., and . IEEE Trans. Computers, 32 (12): 1081-1090 (1983)Bandwidth Availability of Multiple-Bus Multiprocessors., and . IEEE Trans. Computers, 34 (10): 918-926 (1985)Fair Scheduling in Internet Routers., and . IEEE Trans. Computers, 51 (6): 686-701 (2002)Reliability Simulation of Multiprocessor Systems., and . ICPP, page 591-598. IEEE Computer Society Press, (1985)