( en | de | ru )

 

Disambiguation of "Gielen, Georges G. E."

Author of the publication

copydeleteadd this publication to your clipboard
CYCLONE: automated design and layout of RF LC-oscillators.

, , , , , , and . DAC, page 11-14. ACM, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Georges Gielen

Marlis Gielen

Michael E G Kaes

Volker E G Beckmann

G E M Panhuysen

 

Other publications of authors with the same name

Modeling of the Power-supply Interactions of CMOS Operational Amplifiers Using Symbolic Computation., and . ISCAS, page 1381-1384. IEEE, (1993)Efficient simulation model for DAC dynamic properties., and . ISCAS, page 2896-2899. IEEE, (2010)A novel operating-point driven method for the sizing of analog IC., , , and . ISCAS, page 781-784. IEEE, (2011)Regression criteria and their application in different modeling cases., , , , and . ISCAS (5), page 85-8. IEEE, (2002)A reconfigurable, 0.13µm CMOS 110pJ/pulse, fully integrated IR-UWB receiver for communication and sub-cm ranging., , , and . ISSCC, page 250-251. IEEE, (2009)Self-adaptive lower confidence bound: A new general and effective prescreening method for Gaussian Process surrogate model assisted evolutionary algorithms., , , and . IEEE Congress on Evolutionary Computation, page 1-6. IEEE, (2012)Digital circuit capacitance and switching analysis for ground bounce in ICs with a high-ohmic substrate., , , , , , , , and . IEEE J. Solid State Circuits, 39 (7): 1119-1130 (2004)A performance-driven placement tool for analog integrated circuits., , and . IEEE J. Solid State Circuits, 30 (7): 773-780 (July 1995)Sensor-to-Digital Interface Built Entirely With Carbon Nanotube FETs., , , , , , , and . IEEE J. Solid State Circuits, 49 (1): 190-201 (2014)Methodology and experimental verification for substrate noise reduction in CMOS mixed-signal ICs with synchronous digital circuits., , , , , , and . IEEE J. Solid State Circuits, 37 (11): 1383-1395 (2002)