( en | de | ru )

 

Disambiguation of "Shi, Yiyu"

Author of the publication

copydeleteadd this publication to your clipboard
EMPIRE: An Efficient and Compact Multiple-Parameterized Model-Order Reduction Method for Physical Optimization.

, and . IEEE Trans. Very Large Scale Integr. Syst., 18 (1): 108-118 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yiyu Chen

Lei Shi

Huili Shi

Renhu Shi

Shi Li

 

Other publications of authors with the same name

Fast Analysis of a Large-Scale Inductive Interconnect by Block-Structure-Preserved Macromodeling., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (10): 1399-1411 (2010)VisualNet: An End-to-End Human Visual System Inspired Framework to Reduce Inference Latency of Deep Neural Networks., , , , , , , , , and . IEEE Trans. Computers, 71 (11): 2717-2727 (2022)Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators., , , , , , and . IEEE Trans. Computers, 70 (4): 595-605 (2021)A Face Alignment Accelerator Based on Optimized Coarse-to-Fine Shape Searching., , , , , , , and . IEEE Trans. Circuits Syst. Video Technol., 29 (8): 2467-2481 (2019)Hardware/Software Co-Exploration of Neural Architectures., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (12): 4805-4815 (2020)Efficient Decoupling Capacitance Budgeting Considering Operation and Process Variations., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (7): 1253-1263 (2008)Dynamic Frequency Scaling Aware Opportunistic Through-Silicon-Via Inductor Utilization in Resonant Clocking., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (2): 281-293 (2020)Demand-Side Management of Domestic Electric Water Heaters Using Approximate Dynamic Programming., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (5): 775-788 (2017)On Random Dynamic Voltage Scaling for Internet-of-Things: A Game-Theoretic Approach., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (1): 123-132 (2018)Fast Random Walk Based Capacitance Extraction for the 3-D IC Structures With Cylindrical Inter-Tier-Vias., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (12): 1977-1990 (2015)