( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A novel methodology for designing high-performance and low-energy FPGA routing architecture.

, , , и . FPGA, стр. 224. ACM, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Dimitrios Papakostas

Dimitrios Papasotiriou

Dimitrios Parashu

Dimitrios Panayotopoulos

Dimitrios Alexiadis

 

Другие публикации лиц с тем же именем

Understanding timing impact of BTI/RTN with massively threaded atomistic transient simulations., , , , и . ICICDT, стр. 1-4. IEEE, (2014)Accuracy of Quasi-Monte Carlo technique in failure probability estimations., , , , и . ICICDT, стр. 1-4. IEEE, (2016)A reusable IP FFT core for DSP applications., , , , , , и . ISCAS (3), стр. 621-624. IEEE, (2004)On the implementation of a baseband processor for a portable dual mode DECT/GSM terminal., , , и . ISCAS (4), стр. 334-337. IEEE, (2001)CAD tools for designing 3D integrated systems., , и . ISCAS, стр. 2229-2232. IEEE, (2011)FPGA Acceleration of Approximate KNN Indexing on High- Dimensional Vectors., , и . ReCoSoC, стр. 59-65. IEEE, (2019)Automated Physics-Derived Code Generation for Sensor Fusion and State Estimation., , , и . CoRR, (2020)Exploration of GPU sharing policies under GEMM workloads., , , , и . SCOPES, стр. 66-69. ACM, (2020)DDOT: Data Driven Online Tuning for energy efficient acceleration., , и . DAC, стр. 1-6. IEEE, (2020)A Message-Passing Microcoded Synchronization for Distributed Shared Memory Architectures., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (5): 975-979 (2019)