( en | de | ru )

 

Disambiguation of "Gross, Warren J."

Author of the publication

copydeleteadd this publication to your clipboard
Sparsely-Connected Neural Networks: Towards Efficient VLSI Implementation of Deep Neural Networks.

, , and . ICLR (Poster), OpenReview.net, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Daniel Warren

Warren Chan

Maria Warren

Hans Warren

Warren Lewis

 

Other publications of authors with the same name

On the code tracking performance of GNSS modulation., , and . CISS, page 1-5. IEEE, (2010)Design and FPGA implementation of iterative decoders for codes on graphs., , and . CCECE, page 1080-1084. IEEE, (2009)Low-Complexity Channel-Likelihood Estimation for Non-Binary Codes and QAM., , , , and . IEEE Communications Letters, 16 (6): 801-804 (2012)High-Speed Decoders for Polar Codes, , and . Springer, (2017)Polar Compiler: Auto-Generator of Hardware Architectures for Polar Encoders., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (6): 2091-2102 (2020)Stochastic Decoding of LDPC Codes over GF(q)., , , and . IEEE Trans. Commun., 61 (3): 939-950 (2013)BD-KD: Balancing the Divergences for Online Knowledge Distillation., , , , and . CoRR, (2022)Faster Inference of Integer SWIN Transformer by Removing the GELU Activation., , , , and . CoRR, (2024)An Improved Software List Sphere Polar Decoder With Synchronous Determination., , , , , and . IEEE Trans. Veh. Technol., 68 (6): 5236-5245 (2019)High-Throughput VLSI Architecture for Soft-Decision Decoding with ORBGRAND., , , , and . ICASSP, page 8288-8292. IEEE, (2021)