( en | de | ru )

 

Disambiguation of "Mecha, Hortensia"

Author of the publication

copydeleteadd this publication to your clipboard
Partition Based Dynamic 2D HW Multitasking Management.

, , , and . DSD, page 61-70. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Norman Mechau

Hortensia Waege

Hortensia Grema

Hortensia Pfannenstiel

Hortensia Karls

 

Other publications of authors with the same name

Constant Complexity Management of 2D HW Multitasking in Run-Time Reconfigurable FPGAs., , , and . ARC, volume 3985 of Lecture Notes in Computer Science, page 187-192. Springer, (2006)Allocation heuristics and defragmentation measures for reconfigurable systems management., , , and . Integr., 41 (2): 281-296 (2008)Constant complexity scheduling for hardware multitasking in two dimensional reconfigurable field-programmable gate arrays., , , and . IET Comput. Digit. Tech., 2 (6): 401-412 (2008)Single Event Upsets Under Proton, Thermal, and Fast Neutron Irradiation in Emerging Nonvolatile Memories., , , , , , , , , and . IEEE Access, (2022)A unified approach for scheduling and allocation., , , and . Integr., 23 (1): 1-35 (1997)A Low Fragmentation Heuristic for Task Placement in 2D RTR HW Management., , , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 241-250. Springer, (2004)Synthesis of relocatable tasks and implementation of a task communication bus in a general purpose Hw system., , , , and . ERSA, page 307-308. CSREA Press, (2008)2D defragmentation heuristics for hardware multitasking on reconfigurable devices., , , and . IPDPS, IEEE, (2006)Unified data path allocation and BIST intrusion., , and . Integr., 28 (1): 55-99 (1999)A method for area estimation of data-path in high level synthesis., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (2): 258-265 (1996)