( en | de | ru )

 

Disambiguation of "Zeitouni, Shaza"

Author of the publication

copydeleteadd this publication to your clipboard
GarbledCPU: a MIPS processor for secure computation in hardware.

, , , , , and . DAC, page 73:1-73:6. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shaza Skender

Shaza Nabhan

 

Other publications of authors with the same name

ACM CCS 2016 Interviews, Part 1., and . IEEE Secur. Priv., 15 (2): 88-91 (2017)SAFE: A Secure and Efficient Long-Term Distributed Storage System., , , , , , , and . SBC@AsiaCCS, page 8-13. ACM, (2020)IP-core protection for a non-volatile Self-reconfiguring SoC environment., , , , , , and . VLSI-SoC, page 252-255. IEEE, (2013)SoK: On the Security Challenges and Risks of Multi-Tenant FPGAs in the Cloud., , and . CoRR, (2020)On the Security of Strong Memristor-based Physically Unclonable Functions., , , and . DAC, page 1-6. IEEE, (2020)ACM CCS 2016 Interviews, Part 2., and . IEEE Secur. Priv., 15 (3): 70-76 (2017)FLAME: Taming Backdoors in Federated Learning., , , , , , , , , and 3 other author(s). USENIX Security Symposium, page 1415-1432. USENIX Association, (2022)Distributed Memory Guard: Enabling Secure Enclave Computing in NoC-based Architectures., , , , , , , and . DAC, page 985-990. IEEE, (2021)Hardware entangled security primitives: attacks and defenses.. Technical University of Darmstadt, Germany, (2022)CHASE: A Configurable Hardware-Assisted Security Extension for Real-Time Systems., , , , and . ICCAD, page 1-8. ACM, (2019)