Author of the publication

A Novel System-Level On-Chip Resource Allocation Method for Manycore Architectures.

, , , and . ISVLSI, page 99-104. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Edge-Directed Hardware Architecture for Real-Time Disparity Map Computation., , , and . IEEE Trans. Computers, 62 (4): 690-704 (2013)Intelligent Hotspot Prediction for Network-on-Chip-Based Multicore Systems., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (3): 418-431 (2012)A Holistic Approach Towards Intelligent Hotspot Prevention in Network-on-Chip-Based Multicores., , and . IEEE Trans. Computers, 65 (3): 819-833 (2016)GPU technology as a platform for accelerating physiological systems modeling based on Laguerre-Volterra networks., , , and . EMBC, page 3283-3286. IEEE, (2015)An MPSoC-Based QAM Modulation Architecture with Run-Time Load-Balancing., , , , and . EURASIP J. Embed. Syst., (2011)A Hardware-Efficient Architecture for Accurate Real-Time Disparity Map Estimation., , and . ACM Trans. Embed. Comput. Syst., 14 (2): 36:1-36:26 (2015)Robust Machine Learning Systems: Challenges, Current Trends, Perspectives, and the Road Ahead., , , , , , and . CoRR, (2021)A generic reconfigurable neural network architecture as a network on chip., , , , and . SoCC, page 191-194. IEEE, (2004)A Flexible Parallel Hardware Architecture for AdaBoost-Based Real-Time Object Detection., and . IEEE Trans. Very Large Scale Integr. Syst., 19 (6): 1034-1047 (2011)SCoPE: Towards a Systolic Array for SVM Object Detection., and . IEEE Embed. Syst. Lett., 1 (2): 46-49 (2009)