( en | de | ru )

 

Disambiguation of "David, Jean-Pierre"

Author of the publication

copydeleteadd this publication to your clipboard
Expressing Learning Scenarios with Computer Independent Models.

, , and . ICALT, page 520-522. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jean Pierre Calteux

Jean-Pierre Dubost

Jean-Pierre Détry

Jean-Pierre Mazat

Pierre Jean Regenet

 

Other publications of authors with the same name

Logarithmic-Time FPGA Bitstream Analysis: A Step Towards JIT Hardware Compilation., , , and . ACM Trans. Reconfigurable Technol. Syst., 4 (2): 12:1-12:27 (2011)An Evaluation of a High-Level Synthesis Approach to the FPGA-Based Submicrosecond Real-Time Simulation of Power Converters., , and . IEEE Trans. Ind. Electron., 65 (1): 636-644 (2018)Ultra-low latency communication channels for FPGA-based HPC cluster., and . Integr., (2018)A fully automated reconfigurable calculation engine dedicated to the real-time simulation of high switching frequency power electronic circuits., , , , and . Math. Comput. Simul., (2013)Analytical model for multi-junction solar cells prediction in space environment., , and . Microelectron. Reliab., 48 (8-9): 1494-1499 (2008)Generic Wireless Power Transfer and Data Communication System Based on a Novel Modulation Technique., , , , , , and . IEEE Trans. Circuits Syst., 67-I (11): 3978-3990 (2020)Effective floating-point calculation engines intended for the FPGA-based HIL simulation., , , , and . ISIE, page 1363-1368. IEEE, (2012)Sparq: A Custom RISC-V Vector Processor for Efficient Sub-Byte Quantized Inference., , , , , , and . NEWCAS, page 1-5. IEEE, (2023)An FPGA-based HW/SW Co-Verification Environment for Programmable Network Devices., , , , and . ISCAS, page 2529-2533. IEEE, (2022)An Intermediate Level HDL for System Level Design., and . FDL, page 526-536. ECSI, (2004)