( en | de | ru )

 

Disambiguation of "Cortadella, Jordi"

Author of the publication

copydeleteadd this publication to your clipboard
Efficient Encoding Schemes for Symbolic Analysis of Petri Nets.

, and . DATE, page 790-795. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexander Jording

Guido Jordine

Jordi Serangeli

Jordi Serratosa

Ulrich Jordi

 

Other publications of authors with the same name

Computing the full quotient in bi-decomposition by approximation., , , and . DATE, page 580-585. IEEE, (2020)Elastic Circuits., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (10): 1437-1455 (2009)Optimizing CMOS Circuits for Low Power Using Transistor Reordering., and . ED&TC, page 219-223. IEEE Computer Society, (1996)Eliminating Excessive Dynamism of Dataflow Circuits Using Model Checking., , , and . FPGA, page 27-37. ACM, (2023)Seto: A Framework for the Decomposition of Petri Nets and Transition Systems., , and . DSD, page 669-677. IEEE, (2023)Integrating formal verification in an online judge for e-Learning logic circuit design., , , and . SIGCSE, page 451-456. ACM, (2012)Process Mining Meets Abstract Interpretation., and . ECML/PKDD (1), volume 6321 of Lecture Notes in Computer Science, page 184-199. Springer, (2010)Verification of timed circuits with symbolic delays., and . ASP-DAC, page 628-633. IEEE Computer Society, (2004)Verification of Concurrent Systems with Parametric Delays Using Octahedra., and . ACSD, page 122-131. IEEE Computer Society, (2005)A structural encoding technique for the synthesis of asynchronous circuits., , and . ACSD, page 157-166. IEEE Computer Society, (2001)