Author of the publication

A Cryogenic 12 GHz Frequency Doubler With Temperature Compensation for Trapped-Ion Quantum Computer.

, , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (10): 3877-3881 (October 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Digital-to-Resistance Converter with an Automatic Offset Calibration Method for Evaluating Dynamic Performance of Resistive Sensor Readout Circuits., , and . I2MTC, page 1-5. IEEE, (2020)A 0.15-mm-Thick Noncontact Connector for MIPI Using a Vertical Directional Coupler., , , , , , , and . IEEE J. Solid State Circuits, 49 (1): 223-231 (2014)A Wide Input-Range, Low-Power and Highly Flexible 18 Bit Time-to-Digital Converter with Compact Differential Circuit Topology., and . MWSCAS, page 937-940. IEEE, (2020)A 4.6-400 K Functional Ringamp-Based 250 MS/s 12 b Pipelined ADC With PVT-Robust Unity-Gain-Frequency-Aware Bias Calibration., , , and . IEEE J. Solid State Circuits, 59 (3): 740-752 (March 2024)A 4-10 bit, 0.4-1 V Power Supply, Power Scalable Asynchronous SAR-ADC in 40 nm-CMOS with Wide Supply Voltage Range SAR Controller., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (2): 443-452 (2013)A phase noise minimization of CMOS VCOs over wide tuning range and large PVT variations., , , , , , and . CICC, page 583-586. IEEE, (2005)A 1.26mW/Gbps 8 locking cycles versatile all-digital CDR with TDC combined DLL., , , and . ISCAS, page 1576-1579. IEEE, (2013)A 24mW 5.5Gbps dual frequency conversion demodulator for impulse-radio with first sidelobe., , and . RWS, page 10-12. IEEE, (2016)0.5 V multi-phase digital controlled oscillator with smooth phase transition circuit., , , , and . APCCAS, page 232-235. IEEE, (2010)A 0.7V 4.1mW 850Mbps/ch inductive-coupling transceiver with adaptive pulse width controller in 65nm CMOS., , , , and . RWS, page 71-74. IEEE, (2012)